Performance Evaluation of High Speed Complex Multiplier Using Vedic Mathematics

Rajashri Bhongade
P.C.E.Nagpur
R.T.M.Nagpur University
rajshee.bhongade@gmail.com

S.G.Mungale
P.C.E.Nagpur
R.T.M.Nagpur University
sharda.27@rediffmail.com

Karuna Bogavar
P.C.E.Nagpur
R.T.M.Nagpur University
karuved@rediffmail.com

Abstract— Speed of multiplier determines the speed of the DSP. In this paper VHDL implementation of complex number multiplier using ancient Vedic mathematic. By using “Vedic Mathematic “concept can skip carry propagation delay. The “Urdhva Tiryakbhyam” sutra was selected for implementation since it is applicable to all cases of multiplication. Meaning of “Urdhva Tiryakbhyam” is vertically and crosswise. The partial product and sum are generated in single step which reduce carry propagation from LSB to MSB. The important feature of this project is to improve the speed of complex multiplier using Vedic mathematics. The implementation of Vedic mathematics and their application to complex multiplier ensure reduction of propagation delay. The coding is done for complex multiplier using VHDL and synthesized using Xilinx ISE version 9.1i. Vedic complex multiplier can bring great improvement in the DSP performance. The result clearly indicates that Urdhva Tiryakbham can have great impact on improving speed of Digital Signal Processors.

Keywords— Vedic multiplier, Urdhva tiryakbhyam, VHDL, DSP.

I. INTRODUCTION

Vedic system of computation covers all form of mathematics; it may be geometry, trigonometry or algebra. This makes it the easiest and fastest way to perform any mathematical calculation. Our focus in this work is to develop complex multiplication operation which is most frequently used operation in signal processing application like many high performance systems such as FIR filters, microprocessor, digital signal processor, etc. Complex number multiplication is important in Digital signal processing (DSP), specially in DIT-FFT twiddle factor multiplied with input is complex number, Image processing(IP).To implement Discrete Fourier Transform(DFT),Discrete Cosine Transform(DCT),Fast Fourier Transform(FFT) and wireless communication imaging, complex multiplier are required. Complex numbers mostly depend on extensive number of multiplication. Four real number multiplication and two additions or subtractions are involve in complex number multiplication. Multiplication is done by AND operation & addition is done by OR operation. Carry needs to be propagated from the least significant bit (LSB) to most significant bit (MSB) when binary partial products are added in real number multiplication.

Vedic mathematics is extracted from four Vedas, which is an upya-veda of Atharva-veda. Vedic Mathematics is based on 16-sutras and 16-sub sutras invented in (1884-1960). In Vedic mathematics there are sutras Nikhilam Navatascaraman Dasatah and Urdhva Tiryakbhyam used for multiplication[1]. Our targeted Vedic sutra (algorithm) which is suitable for all cases of multiplication is Urdhva Tiryakbhyam. In this paper high speed complex multiplier is design using Vedic mathematics. In this work, we try to present complex multiplication operations and the implementation of these using Vedic mathematical methods in VHDL language [1].

II. VEDIC MULTIPLICATION METHOD

The Vedic Mathematics is an ancient mathematic invented by Jagadguru Shankaracharya Bharati Krishna Teerthaji Maharaja who was Sanskrit scholar, mathematician and philosopher. He was organized and classified the whole of Vedic Mathematics into 16 Formulae called sutra and 16 sub-sutra. The proposed complex number multiplier is based on the Urdhva Tiryakbhyam sutra. In this work the same ideas are applied to binary number system as well as decimal number system, to make the proposed algorithm compatible with the digital hardware.

Vedic multiplication based on Urdhva Tiryakbhyam sutra is discussed below.

A. Urdhva Tiryakbhyam sutra

The basic meaning of Sanskrit word is “Vertically and crosswise”. It is applicable to all multiplication. The vertical and crosswise multiplication can be implemented starting either from left hand side or from right hand side [7][8]. Significance of vertically is straight above multiplication and significance of crosswise is diagonal multiplication and add them. In “Urdhva Tiryakbhyam sutra” multiplication is done in single line manner, implies the increase in speed by reducing propagation delay [9][12]. The literally means “Vertically and crosswise”. It is based on a novel concept through which the all partial products are generated concurrently. Since the partial products and their sums are calculated in parallel. “Urdhva Tiryakbhyam sutra” to binary number system knowledge that multiplication of two bit is done by AND operation and it is implemented by using AND operation. General multiplication procedure using “Urdhva Tiryakbhyam sutra” is illustrated below.

ISSN: 2278-2311
© 2014, IJIRAE All Rights Reserved
The below figure shows multiplication of (4x4) bit number, performance is starting from right hand side. Corresponding expression as follows:

![Line diagram for multiplication of two 4-bit numbers.](image)

Firstly, least significant bit (LSB) of the multiplier is multiplied with the least significant bit of the multiplicand (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added with the product of LSB of multiplier and next higher bit of the multiplicand (crosswise). The sum gives second bit of the product and the carry is added in the output of next stage sum obtained by the crosswise and vertical multiplication and addition of three bits of the two numbers from least significant position. Next, all the four bits are processed with crosswise multiplication and addition to give the sum and carry. The sum is the corresponding bit of the product and the carry is again added to the next stage multiplication and addition of three bits except the LSB. The same operation continues until the multiplication of the two M SBs to give the M SB of the product.

Thus we get the following expressions for every step in Fig.2.1:

\[ r_0 = a_0b_0 \] (1)
\[ c_1r_1 = a_1b_0 + a_0b_1 \] (2)
\[ c_2r_2 = c_1 + a_2b_0 + a_1b_1 + a_0b_2 \] (3)
\[ c_3r_3 = c_2 + a_3b_0 + a_2b_1 + a_1b_2 + a_0b_3 \] (4)
\[ c_4r_4 = c_3 + a_3b_1 + a_2b_2 + a_1b_3 \] (5)
\[ c_5r_5 = c_4 + a_3b_2 + a_2b_3 \] (6)
\[ c_6r_6 = c_5 + a_3b_3 \] (7)

With \( c_6r_6r_5r_4r_3r_2r_1r_0 \) being the final product [3] [4] [8].

The Hardware architecture realization of multiplier of Urdhava Tiryakbham shown in figure 2. All the partial product are calculated parallel and delay is associated to time taken by carry to propagate through adder. In order to multiply two 4bit numbers using 2bit multiplier we proceed as follows. Consider two 4bit numbers denoted as AHAL and BHBL where AH and BH corresponds to the most significant 2bits, AL and BL are the least significant 2bits of 4bit number. When the numbers are multiplied according to Urdhava Tiryakbham method, we get,

![Hardware architecture of the Urdhava tiryakhyam multiplier.](image)
When the numbers are multiplied according to Urdhava Tiryabhram method, we get,

\[
\begin{array}{c c}
AH & AL \\
BH & BL \\
\end{array}
\]

\[(AH \times BH) + (AH \times BL + BH \times AL) + (AL \times BL).\]

Thus we need four 2bit multipliers and two adders to add the partial products and 2bit intermediate carry generated. Since product of 2x2 bit multiplier is 4bits long and two 4bit adders with 2bit carry. Similarly, 8bit multiplier has 4x4 multiplier and so on.

Example 1: Multiplication of binary number “1011 and 1101”, is using Urdhva Tiryabhayam sutra.

Step 1: Divide four bit in two bit, as shown below.

<table>
<thead>
<tr>
<th>AH</th>
<th>AL</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BH</th>
<th>BL</th>
</tr>
</thead>
</table>

Step 2: Starting at right hand most significant bit, multiply vertically i.e. AL x BL.

\[
\begin{array}{c c}
AL = 1 & 1 \\
BL = 0 & 1 \\
\end{array}
\]

Again apply Urdhva Tiryabhayam sutra

I) Vertical multiplication of right hand significant bit. \((1 \times 1 = 1)\)

II) Crosswise multiplication of bits and taking their sum. \((1 \times 0 + 0 \times 1 = 1)\)

III) Vertical multiplication of left hand significant bit. \((1 \times 0 = 0)\)

\[
\begin{array}{c c c c c c c c c c}
& 0 & 1 & 1 & & & \\
\end{array}
\]

AL x BL = 011

Step 3: Next apply crosswise multiplication and add partial product i.e. \((AH \times BL + AL \times BH)\)

I) repeat the step occurred in step 2.

II) AH x BL = 010.

III) AL x BH = 1001. \(AH \times BL + AL \times BH = 1011\)

Step 4: Finally add the right bit vertically as illustrated i.e. AH x BH. \(AH \times BH = 110\)

Step 5: Finally if the number is (4x4) bit, for final result shift the bits by two. For (8x8) bit, shift the bit by four and so on

\[
\begin{array}{c c c c c c c c c c}
& 0 & 1 & 1 & & & \\
\end{array}
\]

AL x BL = 011

\[
\begin{array}{c c c c c c c c c c}
& 1 & 0 & 1 & 1 & & & \\
\end{array}
\]

AH x BL + AL x BH = 1011

\[
\begin{array}{c c c c c c c c c c}
& 1 & 1 & 0 & & & \\
\end{array}
\]

AH x BH = 110

\[
\begin{array}{c c c c c c c c c c}
A \times B & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\
\end{array}
\]

Result of multiplication \((1011 \times 1101=10001111)\).

### III. COMPLEX MULTIPLIER

![Complex Multiplier Diagram](image)

**Fig 3.1** Block diagram of complex multiplier.

Complex number consist of two component knows as REAL PART(R) and IMAGINARY PART(I).

\[
R + j \ I = (a + j \ b) (c + j \ d)
\]

\( (a + j \ b) \) is first complex number,

\( (c + j \ d) \) is second complex number,
From equation (8) gives two separate final result to calculate real and imaginary part. The real part of the output can be computed using \((ac-bd)\), and the imaginary part of the result can be computed using \((bc+ad)\). Thus four separate multiplications and addition/subtraction are required to produce the real as well as imaginary part numbers [9] [10]

Multiplication is performed by using “Urdhva Tiryakhyam sutra”.

Complex Multiplication Algorithm: \((a+jb)(c+jd) = R+jI\).

**Input:**

- **A and B:**
  - \(A = (a+jb)\) and \(B = (c+jd)\) both are complex number.
  - Real part of \(A\) = \(a\);
  - Imaginary part of \(A\) = \(b\);
  - Real part of \(B\) = \(c\);
  - Imaginary part of \(B\) = \(d\);

**Output:**

- Result: \(R\) and \(I\) are the real and imaginary part of complex number.

**IV. DESIGN AND IMPLEMENTATION**

The Vedic Complex Multiplier is implemented using VHDL implemented. The entire code is completely synthesizable. The synthesis is done using Xilinx Synthesis Tool (XST) available with Xilinx ISE 9.1i simulator. The design is optimized for speed and area using Xilinx Table 1 indicate the area consumed and speed taken to do the implementation for \((4 \times 4)\)bit,\((8 \times 8)\)bit,\((16 \times 16)\)bit Vedic complex. Figure 4.1, 4.2, 4.3 indicates the simulation waveform for \((4 \times 4)\) bit,\((8 \times 8)\)bit,\((16 \times 16)\)bit Vedic complex multiplier.

**Figure 4.1:** Simulation waveforms for 4-bit complex multiplication

**Figure 4.2:** Simulation waveforms for 8-bit complex multiplication

**Figure 4.3:** Simulation waveforms for 16-bit complex multiplication
V. EXPERIMENTAL RESULT

The work presented in this paper was implemented using VHDL and logic simulation was done using Xilinx ISE simulator and synthesis was done using Xilinx project navigator. The design was synthesized for Spartan3 (xc3s200-5ft256) device. The device utilization in case of (4 x 4)bit Vedic complex is (No. of Slices: 84 out of 1920 - 4%). Number of 4 input LUTs: 147 out of 3840 - 3%, Number of bonded IOBs: 33 out of 173 - 19%),and delay for (4 x 4)bit Vedic complex is 18.41ns. The device utilization in case (8 x 8) of Vedic complex is (No. of Slices: 385 out of 1920 - 20%, Number of 4 input LUTs: 674 out of 3840 - 17%, Number of bonded IOBs: 66 out of 173 - 36%), and delay for (8 x 8) bit Vedic complex is 30.90ns. The device utilization in case (16 x 16) of Vedic complex is (No. of Slices: 1166 out of 1920 - 60%, Number of 4 input LUTs: 2038 out of 3840 - 53%, Number of bonded IOBs: 128 out of 173 - 73%), and delay for (16 x 16) bit Vedic complex is 40.25ns. Vedic complex multiplier has the greatest advantage as compared to other complex multipliers over gate delays and regularity of structures. The results also suggest that Vedic complex multiplier is faster than other complex multipliers and thus this is extremely advantageous.

VI. CONCLUSION

Vedic Mathematics gives us a clue of symmetric computation. Vedic mathematics deals with various topics of mathematics such as basic arithmetic, geometry, trigonometry, calculus etc. All these methods are very efficient as far as manual calculations are concerned. The proposed Vedic complex multiplier proves to be highly efficient in terms of the speed. The main advantage is delay increases slowly as the input bits increases. Most of the important DSP algorithms, such as convolution, discrete Fourier transforms, fast Fourier transforms, digital filters. Since the multiplication time is generally far greater than the addition time, the total processing time for any DSP algorithm primarily depends up on the number of multiplications. Hence, this multiplier can be used to implement the above DSP algorithms.

ACKNOWLEDGMENT

I Ms. Rajashri K. Bhongade seize this opportunity to thank all the people who directly or indirectly helped me in completion of my project. I take immense pride in paying gratitude to my project guide Prof. Ms. Sharada Mungale; Prof. Mrs. Karuna Bogawar, who always appreciated me for innovative ideas and given me a chance to implement them.

REFERENCES